Specialist assistant in RTL Design and functional verification using UVM and SystemVerilog technology.
https://chat.openai.com/g/g-C5JMJ2Lxb-systemverilog-copilot